#### DESCRIPTION

The TC5517AP/AF in a 16384-bit static random access memory organized as 2048 words by 8 bits using CMOS technology, and operates from a single 5 volt supply.

The TC5517AP/AF is featured by output enable and chip enable inputs, that is,  $\overline{OE}$  for fast memory access and  $\overline{CE}$  for a minimum standby current mode, and is suited for low power application where battery operation or battery back up for novolatility are required. Furthermore the TC5517APL guaranteed a

standby current equal to or less than  $1\mu A$  at  $60^{\circ}C$  ambient temperature is available.

The TC5517AP is also featured by pin compatibility with 2716 type EPROM. This means that the TC5517AP and EPROM can be interchanged in the same socket, and the flexibility in the definition of the quantity of RAM versus EPROM obtained as a result allows the wide application in microcomputer system.

#### FEATURES

Standby Current

 $0.2\mu A$  (Max.) at Ta = 25°C \ TC5517APL/AFL

 $1.0\mu A$  (Max.) at Ta =  $60^{\circ}C$ 

1.0 $\mu$ A (Max.) at Ta = 25°C 5.0 $\mu$ A (Max.) at Ta = 60°C TC5517AP/AF

Low Power Dissipation : 200mW (Typ.)
 operating

• Single 5V Power Supply: 5V\*± 10%

Data Retention Supply Voltage: 2.0 ~ 5.5V

Fully Static Operation

## PIN CONNECTION (TOP VIEW)

A, [	1	24	DVDD
A. [	2	23	DA <sub>8</sub>
A, [	3	22	DA.
A4 [	4	21	R/W
A, [	5	20	DOE
A, [	6	19	DA,
A, [	7	18	CE
A. [	8	17	1/0,
1/0,	9	16	1/0,
1/0,	10	15	1/0.
1/0,	11	14	1/0,
GND	12	13	1/0.

## PIN NAMES

$A_0 \sim A_{10}$	Address Inputs	
R/W	Read/Write Control Input	
ŌĒ	Output Enable Input	
CE	Chip Enable Input	
1/01 ~ 1/08	Data Input/Output	
V <sub>DD</sub>	Power (+5V)	
GND	Ground	

Access Time

250ns (Max.): TC5517AP/APL/AF/AFL 200ns (Max.): TC5517AP-2/APL-2/AF-2/ AFL-2


DITICUOS CAMPARAS DE ORGANIA DOS S

• Two Control Input (CE, OE)

- Pin Compatible with Nch Static RAM TMM2016P
- All Inputs and Outputs Directly TTL Compatible
- Package

Plastic DIP : TC5517AP/APL
Plastic FP : TC5517AF/AFL

# BLOCK DIAGRAM



responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves